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Abstract 
 
It is well known that conventional Field Effect Transistors (FET’s) require a change in 
the channel potential of at least 60 mV at 300K to effect a change in the current by a 
factor of ten, and this minimum subthreshold slope S puts a lower limit of fundamental 
nature on the operating voltage and hence the power dissipation in standard FET based 
switches. Here we show that by replacing the standard insulator with a ferroelectric 
insulator of the right thickness it should be possible to implement a step-up voltage 
transformer that will amplify the gate voltage thus leading to values of S lower than 60 
mV/decade and enabling low voltage/low power operation. The voltage transformer 
action can be understood intuitively as the result of an effective negative capacitance 
provided by the ferroelectric capacitor which arises from an internal positive feedback 
that in principle could be obtained from other microscopic mechanisms as well. Unlike 
other proposals to reduce S this involves no change in the basic physics of the FET and 
thus does not affect its current drive or impose other restrictions. 
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Introduction: It is generally accepted that the ongoing scaling of field effect transistors 
(FET’s, see Fig.1) will be eventually limited by the inability to remove the heat generated 
in the switching process [1,2,3,4], making it very important to find ways to reduce the 
power dissipated per switching event.  It is also clear that the power dissipation would be 
lowered significantly, if FET’s could be operated at lower voltages. A key factor limiting 
the operating voltage is the subthreshold swing S, which is the inverse of the change of 
current that can be obtained for a unit change in gate voltage, gV : 
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Standard FET analysis shows that the second term ∂ψs /∂ (log10 I) relating the change in 
the current to the change in the surface potential in the channel cannot be any lower than 
60 mV/decade at room temperature. Since Vg  and ψs  are related by a capacitive voltage 
divider as shown in Fig.1, it is apparent that the first term ∂Vg /∂ψs  (often called the 
body factor ‘m’) given by 
 
                            
∂ Vg
∂ψs = 1+
Cs
Cins
                                           (2) 
 
must exceed one, thus putting a lower limit of 60 mV/decade (corresponding to m = 1) on 
the subthreshold slope S. Even high-κ  insulators [5] with phenomenally large values of 
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Cins  can only reduce the body factor ‘m’ so as to approach one, but cannot make it any 
smaller. 
 
The objective of this paper is to show that if we replace the conventional insulator with a 
ferroelectric insulator, having a P-E (polarization versus electric field) characteristic of 
the type shown in Fig. 2, it is possible to obtain ∂Vg /∂ψs  < 1 and hence a value of S 
lower than 60 mV/decade. This can be understood from Eq.(2) by noting that the 
ferroelectric capacitor is effectively a negative one, since the slope of  P versus E (which 
is a scaled version of  Q versus V) around the origin is negative. Ordinarily this negative 
slope segment is unstable and not directly observed in experiments which exhibit 
hysteretic jumps in the polarization. But we argue below that if the ferroelectric capacitor 
is placed in series with a normal capacitor, the negative capacitance segment can be 
effectively stabilized making it possible for the channel potential ψs on an internal node 
to change more than the voltage Vg  applied externally, thus providing a voltage amplifier 
or more correctly, a step-up voltage transformer. Although we use ferroelectrics to 
illustrate the concept, we show below that negative capacitance generally arises from a 
positive feedback that could in principle be obtained through other microscopic 
mechanisms as well. 
 
Note that our proposal to reduce the first term in Eq. (1) (that is, the body factor, ‘m’) is 
very different from other proposals to reduce S which usually assume that m cannot be 
reduced below one and instead seek to improve the second term ( 10 Is / (log )∂ψ ) by 
using a different transistor operating principle such as band-to-band tunneling [6] or 
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impact ionization [7] leading to different current and voltage requirements that may offset 
the advantage gained in S. By contrast our proposal requires no change in the basic 
transistor operation. It simply inserts a step-up voltage transformer in the gate circuit that 
could help alleviate the device-interconnect “voltage mismatch” emphasized by 
Yablonovitch [8]. It should also be noted that our approach is very different from the well 
studied field of Ferroelectric RAM where the focus is on the memory devices [see for 
example Ref. 9 and references therein] and Ferroelectic FET where the motivation is to 
use ferroelectric oxide as a high- κ  gate material [see for example Ref. 10 and references 
therein]. 
 
Negative capacitance from positive feedback: The negative capacitance in ferroelectrics 
can be understood in terms of a positive feedback [11] mechanism as follows. Suppose 
we have a  (positive) capacitor C0   (per unit area) which sees a terminal voltage equal to 
the applied voltage V plus a feedback voltage Qfα  proportional to the charge on the 
capacitor Q (per unit area), such that 
 
)QV(Q 0 fC α+=  
 
This yields VQ insC= , where  Cins = C01−α f C0                       (3) 
 
Clearly with α f C0 > 1, we have a negative capacitance which would ordinarily lead to 
an instability so that the charge would increase till limited by the non-linear terms that we 
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have neglected so far. If we stabilize the negative capacitor by putting an ordinary 
capacitor Cs  in series such that the overall capacitance 
111 ][ −−− + inss CC  is positive, then it 
follows from Eqs.(2) and (3) that the body factor 
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can, in principle, be made arbitrarily small showing that the negative capacitance can be 
used as a voltage transformer that steps up the applied potential of Vg  into a channel 
potential of ψs. As long as -1 -1 -1eq s insC =C +C  remains positive, the composite 
ferroelectric-semiconductor system behaves like a normal positive capacitor. 
 
More generally, we could replace the linear capacitor Q=C0(V + )Qfα  with a general 
nonlinear capacitance function )QV(Q fF α+= , such that 
 
1( ) fαV F Q Q
−= −  
 
Noting that the function 1F−  is generally odd, we could expand it approximately up to the 
fifth power (the first term being the inverse linear capacitance 1/C0) to write 
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where we have also added a possible resistive drop proportional to the current dQ/dt. 
Note that the parameter α0 equals (1/C0) −α f  and will be negative if we are in the 
negative capacitance regime where α f C0 > 1. 
 
Ferroelectric capacitor: Above we have tried to illustrate the generic role of positive 
feedback in giving rise to negative capacitance, but it should be noted that Eq.(5) does 
not just represent a toy model for ferroelectrics. It can just as well be obtained starting 
from the state-of-the-art approach for modeling the dynamics of ferroelectric capacitors 
based on the Landau-Khalatnikov (LK) equation [12,13,14]  
 
                                                
  
ρ d
G
P 
dt
+ G ∇ PU = 0    (6) 
 
      where   U = αP2 + βP4 + γP6 −
G
E ext .
G
P     (7) 
 
is the Gibb’s free energy given by the sum of the anisotropy energy and the energy due to 
the external field   
G
E ext , and   
G
P  is the polarization charge per unit area. From Eqs.(6) and 
(7)  
 
                                    Eext = 2αP + 4βP3 + 6γP5 + ρ dPdt     (8) 
 
where we have dropped the vector signs assuming the spatial variations to be one-
dimensional. It is easy to see that if we set Q = P and V = Eext tins  in Eq.(8) where tins  
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is the insulator thickness, we obtain Eq.(5) with α0 = 2α tins , β0 = 4β tins, γ0 = 6γ tins  
and ρ0 = ρ tins . 
 
The plot of the steady-state polarization P versus Eext  shown earlier (Fig.2) was obtained 
from Eq.(8) setting dP/dt =0 and using parameters typical of BaTiO3: α = −1 e7 m /F , 
β = − 8.9 e9 m5 /F /coul2 , γ = + 4.5 e11 m9 /F /coul4[15]. The negative slope for small P 
arises from the negative values of α  and β  which get suppressed by the positive γ  at 
larger P values. Note that an ordinary linear dielectric with a dielectric constant ε would 
have a positive α =1/2ε, with β =0 and γ =0. 
 
Ferroelectric capacitor in series with an ordinary capacitor, Cs :  Let us now assume 
that the FET shown in Fig.1 has a ferroelectric insulator rather than an ordinary insulator 
at the gate. The gate circuit can be assumed to be a series combination of the ferroelectric 
capacitor and another capacitor that we will call Cs  representing semiconductor, channel-
to–source and channel-to-drain capacitances. For this series combination, a voltage ψs 
appears across Cs , while the rest Vg −ψs  appears across the ferroelectric such that both 
have the same charge Q and we can write 
 
                                                  ss C/Q=ψ      (9a) 
                                    
dt
d
sg
QQQQ 0
5
0
3
00 ργβαψ +++≈−V              (9b) 
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making use of Eq.(5). Combining these expressions we can relate the applied voltage Vg  
to the potential ψs that appears inside the channel: 
 
                                     τ dψs
dt
+ (1+ a1)ψs + a2ψs3 + a3ψs5 = Vg                (10a) 
where τ = ρCstins, a1 = 2αCstins , a2 = 4βCs3tins  and a3 = 6γCs5tins  (10b) 
 
Steady-state response: The steady-state ψs versus Vg  is obtained from Eq.(10a) by 
setting dψs /dt =0: 
 
                                                (1+ a1)ψs + a2ψs3 + a3ψs5 = Vg    (11) 
 
Obviously the nature of the ψs vs. Vg  characteristics will depend on the three 
coefficients a1, a2 and a3 which are scaled versions of the material parameters α , β  and 
γ (see Eq.(10)). If the parameter values are such that, the non-linear terms a2 and a3 are 
very small compared to a1, then the relation between ψs and Vg  is essentially linear: 
 
∂Vg /∂ψs ≈ 1+ a1 
 
which is exactly the same as our earlier Eq.(4), as we might expect since we are 
neglecting the non-linear terms. But the point to note is that even if 2a  and 3a  are non-
negligible, (1+ 1a ) represents the slope close to the origin ψs=0, gV =0  and should be 
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positive if we wish the origin to represent a stable operating point. Using Eq.(10b) for 1a  
it is easy to see that the condition (1+ 1a ) > 0 requires the thickness of the ferroelectric 
insulator to be less than a critical thickness defined as 
 
                                   c
s
ins tC
t ≡≤ α2
1                                       (12) 
 
This condition ensures that the ferroelectric capacitor is large enough (or the series 
capacitor sC  is small enough) that the combination forms a stable positive capacitor, and 
there is no hysteresis at the origin unlike Fig.2 which corresponds to a very thick 
ferroelectric. All results we present below assume cins tt < , since a hysteresis at the origin 
seems undesirable for device applications. 
 
Fig.3 shows ψs vs. Vg  for different values of tins , obtained directly from Eq.(11) using  
appropriate values of α , β  and γ for BaTiO3 , in series with a linear capacitance  
Cs =100 fF /μm2 [16]. The plots are obtained starting from an initial state with the 
ferroelectric capacitor fully negatively polarized, sweeping the voltage towards the 
positive maximum and then sweeping it back again to the negative maximum. Note that 
the insulator thicknesses we use are less than the critical thickness which equals 500 nm 
for this choice of parameters. 
 
As the insulator thickness is increased, the plots become progressively steeper but at the 
same time, they start to show more and more hysteresis away from the origin (but not at 
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the origin) due to the nonlinear terms 2a  and 3a .  Fig. 4 shows the corresponding plots 
for gV/ ΔΔ sψ  as a function of insulator thicknesses for a change in gV  from 0 to 0.2V. 
Note that in this voltage range the actual gV/ ∂∂ψ s  for specific voltages is many times 
more than the gV/ ΔΔ sψ  that we have shown. Fig.4 shows that with inst  = 250 nm, a 
voltage gain > 4 is possible resulting in a channel potential sψ  > 0.8V for an applied gate 
voltage gV  of 0.2 V. Fig.3 shows that with this insulator thickness there is a hysteresis in 
sψ  vs. gV  (away from the origin), but it is small. In general a trade off may be needed 
between steepness and hysteresis, unless materials can be engineered to minimize the 
nonlinear term β  relative to the linear term α  so as to avoid hysteresis even at large 
steepness (see appendix). 
 
It will be noted from Eq. (10 b) that sC  were smaller, the non linear terms 2a  and 3a  
would become smaller in comparison to the linear term 1a  making the hysteresis 
negligible in our voltage range of interest. The value for sC  that we have used in this 
paper is more appropriate for ultra small FETs [16], where the short channel effects are 
significant. For a present day commercial device, the value of  sC  should be roughly a 
factor of 10 lower than that used in this paper and as such should show steep sψ  vs. gV  
with negligible hysteresis. However, since the critical thickness is inversely proportional 
to sC  (see Eq. 12), the thickness of the ferroelectric insulator will have to be roughly a 
factor of 10 larger than those shown in Fig. 3. 
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Concluding remarks: In summary, we have shown that any microscopic mechanism that 
can provide the positive feedback needed to result in a negative capacitance, can be used 
to implement a step-up voltage transformer that would allow low voltage/low power 
operation of conventional FET’s. For a ferroelectric capacitor, it is the dipole interaction 
that provides the positive feedback. Other mechanisms such as avalanche breakdown, 
polaronic effect etc. within the oxide can possibly provide the positive feedback needed 
for negative capacitance as well. The parameters α0, β0, γ0  and ρ0 in Eq.(5)  will be 
determined by the specific mechanism involved. 
 
Negative capacitance regions (as in Fig.2) are ordinarily unstable and not observed in 
experiments. But placing such a capacitor in series with a positive capacitor stabilizes it 
by making the effective α  of the composite capacitor positive, provided its thickness is 
less than the critical thickness defined in Eq.(12). Since α  is proportional to (T-Tc ), Tc  
being the Curie temperature, the series combination acts like a ferroelectric at a 
temperature above its Tc .  Indeed the plots in Fig.3 look very similar to the experimental 
results reported for P versus E in the classic work of Merz [17, see Figure 1] for 
ferroelectrics at temperatures around Tc . 
 
The LK equation used in this paper assumes a single domain ferroelectric insulator. 
However, the effect is not limited to single domain ferroelectric materials. Rather, any 
ferroelectric material showing a ‘run-away’ effect in switching such that once a domain is 
nucleated, the others follow suit, should show similar negative capacitance effect. It is the 
‘run-away’ process or positive feedback that is important for the negative capacitance to 
                                    S. Salahuddin and S. Datta, ECE, Purdue University                                          12 
                          
 
manifest itself. In fact, the values of α , β  and γ  that we have used in this paper were 
extracted by Merz [17] by fitting Eq. (7) to experimental data where the switching was 
clearly mediated by domain nucleation. In general, materials with α  large enough to 
make β  negligible are preferred as their behavior will approach the ideal negative 
capacitance described by Eq. (4). 
 
It is evident from Eqs.(10 and (12) that the time scale for switching is theoretically given 
by αρρτ 2/≤= insstC .  Experimentally intrinsic switching times of the order of 70~90 
picoseconds have been reported [18], but it remains to be seen how much the speed can 
be improved by appropriate materials engineering.  
 
In a recent paper [19], we used the Landau-Lifshitz-Gilbert (LLG) equation to show that 
it should be possible to switch a collection of N interacting spins that act in concert with 
considerably less energy than that needed to switch N non-interacting spins. A similar 
physics is possibly at work here with the dipoles in a ferroelectric acting in unison 
leading to a reduction in the switching energy. 
 
To conclude, we have shown that it is possible to reduce the sub threshold swing of a 
FET below the theoretical limit of 60 mV/decade by using a ferroelectric insulator in the 
gate. The ferroelectric provides a negative capacitance that should make it possible to 
implement a step-up voltage transformer reducing the subthreshold swing below 60 
mV/decade limit, enabling low voltage/low power operation. This negative capacitance is 
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a result of the positive feedback among the electric dipoles in the ferroelectric and in 
principle can be obtained from other microscopic principles as well. 
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Appendix: In this section, we shall look at two things namely an alternative description 
of the Fig.3 and Fig.4 and the effects of the ferroelectric parameters such as α  and β  on 
the overall device performance.  In particular, we show that a load line analysis of the 
series combination of the ferroelectric capacitor and linear capacitor yields the same 
results as described by Eq. (9) and (10) and shown in Fig. 3 and 4.  Furthermore, by 
looking at the parameter variation of the ferroelectric capacitor, we show that the most 
desirable behavior is obtained when α  is large enough so that the influence of the non 
linear terms β  and γ  can be ignored. Hence material optimization should be focused on 
increasing α . 
 
Load Line Description of the problem: 
It is evident from Eq. (9) that linear capacitor acts as a load line of negative slope on the 
S-shaped curve of Fig 2, which goes through the points (Vg/ inst ,0) and (0, CVg). This is 
shown in Fig. S1.  If the slope of the line is very high, i.e. the capacitance is small, then 
the load line cuts through the negative slope region of the S-curve (see the left panel), as 
a result sψ  goes through zero. On the other hand if the capacitance is larger (see the right 
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panel) the load line can not cut the negative slope region and hence the switching occurs 
abruptly. This explains the particular shapes obtained in Fig. 3 and 4. 
 
Effects of parameter variations: 
In Fig. 3 and 4 of the main article we have shown the behavior of sψ as a function of gate 
voltage gV  for a set of ferroelectric parameters appropriate for bulk BaTiO3 [15]. 
However, for ferroelectric thin films, these values may change. In addition, for device 
optimization we should have a good understanding of how these parameters will affect 
the overall behavior. In the following we look at the effects of variation of  α  and β .  
The other parameter γ , being positive, essentially adds the non linearity that restricts 
polarization to increase beyond bounds and will not be discussed here. 
 
Effect of increasing α : 
Increasing α  circumvents the nonlinear term and the ferroelectric oxide approaches 
closer to an ideal negative capacitance. This can be seen from the middle panel of  Fig. 
S2.  We see that a huge gain in /s gVΔΨ Δ is possible with almost negligible hysteresis. 
Hence an increased α  will help device performance. We note that the switching field for 
the isolated ferroelectric increases. Also, due to the fact that an increasing  α  effectively 
decreases the capacitance of the ferroelectric oxide, we need a smaller thickness of the 
insulator compared to Fig. 3 and 4 for hysteresis to appear in  ψs vs.Vg . 
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Effect of increasing β : 
Figure S3 shows the effect of decreasing β  with α  and γ  fixed to their BaTiO3 values. 
We see that the switching field is decreased. Also the gain in /s gVΔΨ Δ  is not that much 
even when the hsyteresis is such that the ψs vs.Vg  plot does not go through zero. 
 
From the above analysis, we see that the most desirable behavior, i.e., a large /s gVψ∂ ∂  
with small hysteresis occurs when α  is large. Hence, in general, we want as big an α  as 
possible. 
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Fig. 1: A standard Field Effect Transistor (FET) structure where the current I in the 
drain circuit is controlled by the gate voltage gV . The right panel shows an equivalent 
circuit for the division of the gate voltage between the insulator capacitance and the 
semiconductor capacitance (that comprises of the delpletion, channel to source and 
channel to drain capacitances). 
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Fig. 2: Polarization versus electric field for a typical ferroelectric material calculated from 
the LK equation (see Eq.(1)) using parameters appropriate for BaTiO3:  α = −1 e7 m /F , 
β = − 8.9 e9 m5 /F /coul2 , γ = + 4.5 e11 m9 /F /coul4[15]. The dashed line shows the 
negative dP/dE region which is normally unstable, but is effectively stabilized when 
placed is series with a normal capacitor. 
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Fig.3. The ψs vs. gV  plots for different insulator thicknesses. The blue (solid) lines 
show the sweep from negative to positive voltage and the black (dashed) curve 
shows the sweep from positive to negative. As the insulator thickness is increased 
the ψs vs. gV  becomes increasingly steeper and at some point the it starts to open up 
a hysteresis.  For an even larger thickness (not shown) the ψs  vs. gV  plots will no 
longer pass through origin and resemble a conventional ferroelectric hysteresis 
curve. Note the similarity of these theoretical plots for 3BaTiO  in series with a 
normal capacitor sC  with the experimental plots in Ref.17 (Figure 1) for 3BaTiO  
raised to temperatures above its cT  ~ 107 C. 
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Fig.4 . /ΔΨ Δs gV  calculated from /s gVΨ  at 0.2gV =  V, as a function of insulator thickness. 
In this manner, the /ΔΨ Δs gV  reflects the total change of sΨ  for an applied 0.2gV =  V.  The 
hysteresis starts to manifest itself around 200 nm. It is evident that with a little bit of 
hysteresis a huge gain in /ΔΨ Δs gV  is possible. Note that the actual /s gd dVΨ  for specific 
voltages is many times more than /ΔΨ Δs gV in this voltage range. Inset shows /s gd dVΨ  for 
225inst  nm= . 
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Fig. S1:  The steady state solution of LK equation gives a S curve. The series capacitance acts 
as a load line on it. The circles show the operating points when Vg is increasing. A higher slope 
load line gives a steeper /s gVψ∂ ∂ . If the slope of the load line is low, it cuts through the 
negative slope of the S curve, sampling the curve frequently so that we have ψs vs.Vg  plot that 
goes through the origin (see the left panel). When the slope of the load line is large, the ψs vs. 
does not go through origin and a big hysteresis shows up. 
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Fig. S2. left panel: P-E curve for the isolated ferroelectric capacitor. The switching field for the 
ferroelectric capacitor increases due to the increase in α . middle panel: The ψs vs.Vg  plots as a 
function of insulator thickness. right panel: /s gVΔΨ Δ as a function of insulator thickness. 
Increasing α  circumvents the nonlinear terms and the ferroelectric oxide approaches closer to 
an ideal negative capacitance. Hence a huge gain in /s gVΔΨ Δ  is possible with almost 
negligible hysteresis. 
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Fig. S3. left panel: P-E curve for the isolated ferroelectric capacitor. The switching field for 
the ferroelectric capacitor decreases due to decrease in β . middle panel: The ψs vs.Vg  plots 
as a function of insulator thickness. right panel:  /s gVΔΨ Δ  as a function of insulator 
thickness. the gain in /ΔΨ Δs gV  is not that much even when the hsyteresis is such that the ψs 
vs.Vg  plot does not go through zero. 
 
